|
|
+ A chip early in the sample period is considered a logic "1" + A chip late in the sample period is considered a logic "0"   |
|
|
|
+ A chip early in the sample period is considered a logic "1" + A chip late in the sample period is considered a logic "0" |